

This Listing of Claims will replace all prior versions or listings of claims in this application.

LISTING OF CLAIMS:

1. (Currently Amended) A semiconductor memory device operable in a merged data input/output pin (DQ) test mode, comprising:

a first path circuit receiving a first data bit, a first single data rate (SDR) signal, and a first transmission signal pair and producing a first path output signal;

a second path circuit receiving a second data bit, a second single data rate signal, and a second transmission signal pair; and

a merged output generator configured to generate a merged data bit based on the first path output signal and the second path output signal having a single data rate (SDR) pattern and/or a dual data rate (DDR) pattern, as determined by the first and second single data rate signals and the first and second transmission signal pairs.

2. (Canceled)

3. (Currently Amended) The semiconductor memory device of claim 1, further comprising a control signal generator configured to generate a the first and second SDR signal signals fed to the first path circuit and the second path circuit, respectively, and a to generate the first and second transmission signal pairs.

4. (Canceled)

5. (Currently Amended) The semiconductor memory device of claim 1, wherein the control signal generator comprises:

a first NOR gate receiving first and second output clock signals;
first, second, and third inverters, wherein outputs of the second and third inverters are the first transmission signal pair;

a second NOR gate receiving third and fourth output clock signals;
fourth, fifth, and sixth inverters, wherein outputs of the fifth and sixth inverters

inverters are the second transmission signal pair;

a first NAND gate generating the second SDR signal; and
a second NAND gate generating the first SDR signal.

6. (Original) The semiconductor memory device of claim 5, wherein the first SDR signal is generated in response to a main signal of the first transmission signal pair and a complementary signal of the second transmission signal pair.

7. (Original) The semiconductor memory device of claim 5, wherein the second SDR signal is generated in response to a complementary signal of the first transmission signal pair and a main signal of the second transmission signal pair.

8. (Currently Amended) The semiconductor memory device of claim 3, wherein the first path circuit comprises:

a first inverter receiving a merging flag signal;

a NOR gate receiving an output of the first inverter and ~~a~~the first data bit;

a transmission gate transferring an output of the NOR gate in response to the first transmission signal pair;

a PMOS transistor connecting a power supply to the transmission gate in response to the second SDR signal;

a latch holding a voltage level of an output node of the transmission gate; and

~~an output of the first path circuit output signal.~~

9. (Previously Presented) The semiconductor memory device of claim 8, wherein the first data path circuit propagates the first data bit generated at a first edge of a clock signal.

10. (Original) The semiconductor memory device of claim 8, wherein the first path circuit further comprises an NMOS transistor resetting the output node of the transmission gate in response to a reset signal.

11. (Currently Amended) The semiconductor memory device of claim 3, wherein the second path circuit comprises:

a first inverter receiving a merging flag signal;

a NOR gate receiving an output of the first inverter and ~~a~~the second data bit;

a transmission gate transferring an output of the NOR gate in response to the second transmission signal pair;

a PMOS transistor connecting a power supply to the transmission gate in response to the first SDR signal;

a latch holding a voltage level of an output node of the transmission gate; and

~~a second inverter converting an output of the latch into an output of the second path-circuit output signal.~~

12. (Previously Presented) The semiconductor memory device of claim 11, wherein the second data path circuit propagates the first data bit generated at a second edge of a clock signal.

13. (Original) The semiconductor memory device of claim 11, wherein the second path circuit further comprises an NMOS transistor resetting the output node of the transmission gate in response to a reset signal.

14. (Currently Amended) The semiconductor memory device of claim 1, wherein the merged output generator comprises;

a NAND gate receiving ~~outputs of the first and second path output signals from~~ the first and second path circuits, respectively; and an inverter converting an output of the NAND gate into the merged data bit.

15. (Original) The semiconductor memory device of claim 9, wherein the first edge is a rising edge of the clock signal.

16. (Original) The semiconductor memory device of claim 12, wherein the second edge is a falling edge of the clock signal.

17. (Currently Amended) A semiconductor memory device for operating in a merged data input/output pin (DQ) test mode, comprising:

a control signal generator for generating a first and second single data rate (SDR) signal signals and a first and second transmission signal pair pairs, wherein each signal of a pair is complementary to the other signal of the pair;

a first path circuit for receiving one of the first and second SDR signals and one of the first and second transmission pairs;

a second path circuit for receiving one-the other of the first and second SDR signals and the other of the first and second transmission pairs; and

a merged output generator for generating a merged data bit, wherein the merged data bit has an SDR or dual data rate (DDR) pattern depending upon a respective plurality of output clock signals fed to the control signal generator.

18. (Currently Amended) The semiconductor memory device of claim 17, wherein the merged data bit is generated in response to a first and second output signal signals of the first and second path circuits.